Plans to leverage PCIe® and CXL™ connectivity expertise to enable emerging Universal Chiplet Interconnect Express ecosystem
SANTA CLARA, Calif. — (BUSINESS WIRE) — March 31, 2022 — Astera Labs, a pioneer in connectivity solutions for intelligent systems, welcomes the establishment of Universal Chiplet Interconnect Express (UCIe), an open industry standard that offers high-bandwidth, low-latency, power-efficient, and cost-effective connectivity between chiplets at the package level. The UCIe 1.0 Specification covers the die-to-die I/O physical layer, die-to-die protocols, and software stack, leveraging the well-established PCI Express® (PCIe®) and Compute Express Link™ (CXL™) industry standards.
“The new UCIe specification enables innovative chiplet solutions to optimize power, performance, cost, and time to market of large SoCs for data centers as well as enhanced resource sharing and pooling across servers,” said Jitendra Mohan, CEO, Astera Labs. “We are excited to support this new industry effort with our proven expertise in intelligent CXL and PCIe interconnects and look forward to expanding our purpose-built connectivity solutions portfolio to include products based on the UCIe standard.”
The UCIe specification defines the complete standardized die-to-die interconnect and compliance testing that will enable end users to easily mix and match chiplet components from a multi-vendor ecosystem for System-on-Chip (SoC) construction, including customized SoCs.
“UCIe is the culmination of learnings over many years implementing on-package interconnects and the time is right for industry standardization,” said Dr. Debendra Das Sharma, Intel Senior Fellow. “We are excited that Astera Labs is joining the consortium and working to develop products such as UCIe Retimers and UCIe Memory Accelerators.”
UCIe Resources:
- Leaders in Semiconductors, Packaging, IP Suppliers, Foundries, and Cloud Service Providers Join Forces To Standardize Chiplet Ecosystem ( Press Release)
- Universal Chiplet Interconnect Express (UCIe): Building an Open Chiplet Ecosystem ( White Paper)
- https://www.uciexpress.org/
About Astera Labs
Astera Labs Inc., a fabless semiconductor company headquartered in the heart of California’s Silicon Valley, is a leader in purpose-built connectivity solutions for data-centric systems throughout the data center. The company’s product portfolio includes system-aware semiconductor integrated circuits, boards, and services to enable robust CXL, PCIe, and Ethernet connectivity. For more information about Astera Labs including open positions, visit www.AsteraLabs.com.
PCI Express® and PCIe® are trademarks or registered trademarks of PCI-SIG.
Compute Express Link™ and CXL™ are trademarks of the CXL™ Consortium.
View source version on businesswire.com: https://www.businesswire.com/news/home/20220331006032/en/
Contact:
Joe Balich
astera@nereus-worldwide.com