MOUNTAIN VIEW, Calif.—(BUSINESS WIRE)—December 4, 2008— Synfora Inc., the premier provider of algorithmic synthesis tools used to design SoCs and FPGAs, will conduct a seminar on the morning of Tuesday, December 9, 2008, to show SoC and FPGA developers of video IP how to reduce design and verification time while being able to explore alternative implementations that will let them decrease silicon area and power consumption.

The seminar will be conducted by a video expert who has assisted in the architecting and implementing of several leading-edge multi-standard video engines.

The seminar will be held at the Santa Clara Techmart Meeting Center from 10:00 AM to 12:00 PM, with lunch being provided from 12:00 to 1:00.

Synfora’s PICO Extreme allows designers to rapidly create and verify such complex hardware sub-systems as video codecs, wireless modems and imaging pipelines from an untimed C source. This seminar will introduce the PICO verification tools and methodology and describe how they can be used to design a codec, provide other video system design examples, and include a Q&A session to help clarify any concerns or issues not otherwise covered.

Registration for the seminar is now open at http://www.synfora.com/seminar/index.html.

About Synfora Inc.

Synfora, Inc. is the premier provider of algorithmic synthesis tools used to design complex systems-on-chips (SoCs) and FPGAs. Synfora's technology helps to reduce design costs, dramatically speed chip development, and reduce time-to-market. Synfora serves customers worldwide in the audio, video, imaging, wireless, and security segments of the integrated circuit (IC) design market. The company's investors are ATA Ventures, Foundation Capital, U.S. Venture Partners, Wafra, and Xilinx. For the latest information on Synfora, please visit http://www.synfora.com.

Contact:

Editorial Contact:
PR for Synfora
Cayenne Communication LLC
Michelle Clancy, 252-940-0981
Email Contact
or
Joe Fowler, 408-410-2451
Email Contact