As a result of the newly formed partnership, the companies have interfaced NEC-ST's CyberWorkBench ESL synthesis with Sequence's PowerTheater to offer users ESL productivity combined with an ability to analyze various architectures for performance, area, and power. The integrated solution is currently under development.
In the C-based design tool market, estimated to top $500 million by 2010, NEC-ST is an emerging player which plans to garner 20 percent market share. The NEC-ST CyberWorkBench is based on the company's "All-in-C" concept, in which the entirety of system LSI design from architectural exploration to verification is done completely in the C language. For more information on NEC-ST and its CyberWorkBench: www.cyberworkbench.com/english.
"The integration of CyberWorkBench with PowerTheater allows ESL synthesis to generate multiple trial configurations and then quickly estimate power at RTL," said Dr. Kazutoshi Wakabayashi, NEC-ST Chief Architect. "With this power data in hand, users can quickly examine tradeoffs for performance, area, and power to optimize the power profile early in the design cycle where the most significant savings can be achieved. Even low-power and/or low energy circuits can be easily synthesized, though this is not easy for RTL design."
"We're very pleased to welcome NEC-ST into the In-Sequence Technology Partner program," said Vic Kulkarni, Sequence president and CEO. "Performance, area, and power are the three keys to success in recent LSI design. Sequence's PowerTheater and NEC-ST's CyberWorkBench ESL synthesis technology combine perfectly to optimize all of these critical variables."
NEC-ST is the latest in a series of In-Sequence partnerships, joining a variety of EDA vendors, foundries, IP providers, design services providers, platform vendors and universities. For more information visit www.sequencedesign.com.
About PowerTheater
PowerTheater is the industry standard for low-power design at RTL. Capabilities include accurate RTL power analysis closely correlated to actual silicon; power management tools that allow designers to reduce power at RTL using "what-if" scenarios and make early tradeoffs at the architectural level; power vector forward technology to select vectors for downstream analysis, feeding them to later stages of the design cycle for gate-level verification and voltage-drop analysis; and gate-level power verification, preventing power creep.
About Sequence
Sequence Design accelerates the ability of SoC designers to bring high-performance, power-aware ICs quickly to market. Sequence's power and signal-integrity software solutions give customers the competitive advantage necessary to excel in aggressive technology markets, despite the demanding complexity and time-to-market issues of nanometer design. Sequence serves over 150 customers worldwide, in application segments such as consumer, wireless, mobile computing, multimedia, cell phones, digital cameras, network-on-chip processors, and other power-sensitive markets. Sequence has worldwide development and field-service operations and is privately held. Please see sequencedesign.com.
All trademarks mentioned herein are the property of their respective owners.
Contact:
Sequence Public Relations
Jim Lochmiller, 541-821-3438
Email Contact
