System-Level Intellectual Property and Simulation Environment for AI Processors
Santa Clara, CA. — November 26, 2021 — Mirabilis Design Inc, the leading provider of system-level Intellectual Property and Simulation Solutions for electronics and processors, announced today the release of VisualSim AI Processor Designer. VisualSim AI accelerates time-to-market of new AI technology, configures high-performance computing systems, eliminates under and over-design, and provides an interactive reference design for end-users to create new applications.
VisualSim can be used for the architecture evaluation of AI processor hardware, partition AI algorithms on a System-on-Chip (SoC), test the AI/ML implementation, and measure power and performance of an AI processor in an automotive, medical, and data center applications. The Intellectual Property available in the VisualSim AI brings together processor cores, neural networks, accelerators, GPU and DSP. At the system-level, VisualSim AI can be integrated with a network model and FPGA boards for full system verification.
“The best processor configuration depends on the application, price point and the expected performance. Trying to predict the feasibility before building the first prototype requires modeling IP, which is never readily available. The intense competition in the marketplace makes the delay in detecting performance limitation, a major detriment to a successful new product introduction”, says Deepak Shankar, Vice President – Technology, Mirabilis Design Inc. “The complex model requires configurable IPs and an integrated simulation environment.”
The AI Designer enables an architect to rapidly construct a graphical model using parameterized IP and integrating around an interconnect such as a Network-on-Chip, Quantum Nodes or in-Memory elements. The user can accurately simulate AI workloads and real-life interface traffic. The model can vary task allocation between cores, neural networks and accelerators; size the system parameters; create an equilibrium between response time and power consumption; and select the scheduler and buffer strategy. The combination of the large model capacity, fast model construction, an extremely fast simulator, and a programmable analytics engine, enables users to rapidly arrive at the most suitable architecture.
To keep abreast with innovations in electronics and to learn about the continued development in VisualSim, you can follow VisualSim on