sureCore designs special high performance multi-port memory for Semidynamics AI chip

Sheffield, UK - 18 November, 2021. sureCore, the embedded memory specialist, has designed a power and area efficient, high performance, multi-port, embedded memory solution for Semidynamics’ new RISC-V-based, tensor processing chip. Semidynamics is developing a high bandwidth, vector processing unit optimised for tensor processing aimed at AI applications. In order for AI to realise its full performance potential, the speed at which tensors are mathematically manipulated is critical. To enable this, the vector compute units must be tightly coupled to a high-performance register file. Whilst this can be implemented via a standard synthesised approach, the outcome is often inefficient in terms of power and area. The sureCore solution delivers optimal and predictable performance metrics for all key parameters.

AI chip

 

Semidynamics’ CEO, Roger Espasa, explained that sureCore was able to deliver performance exceeding 2.5GHz with compelling area and power characteristics. “Using a standard, synthesised, physical implementation flow would deliver the performance we need but at the expense of power and area,” he explained. “Achieving the optimal configuration of Power, Performance and Area (PPA) is always the key goal in realising a chip design with the right market value proposition. This is why we went to sureCore to exploit their embedded memory expertise as this is fundamental to meeting our performance goals. In fact, it is a central feature of our highly parallel architecture that necessitates multiple instantiations of the high-performance register file to deliver the performance. Effectively we de-risked a critical part of the design.”

Paul Wells, sureCore’s CEO, added, “Usually companies come to us for ultra-low power, embedded memory solutions. What we were able to demonstrate in this case is that our innovative architectures could instead be optimised for performance and still deliver compelling power and area characteristics. As I’ve been saying for some time, power is THE critical factor for many of today’s applications – even for those whose operation demands high clock frequencies. This can create serious thermal issues which can force developers to reduce performance targets. With our power efficient solutions cutting the memory power budget, which can be significant, high performance is now a real possibility.”

Roger Espasa will be talking about “Implementation of an out-of-order RISC-V Vector Unit” at the RISC-V summit that takes place December 6-8, 2021 in San Francisco, CA. His talk covers how this has been achieved and references the sureCore, high performance, multi-port, register file solution.

Semidynamics

Semidynamics is a European supplier of RISC-V IP cores, specialising in high bandwidth high performance cores with vector units targeted at machine learning and artificial intelligence applications.

www.semidynamics.com

sureCore -- When low power is paramount

sureCore, the ultra-low power, embedded memory specialist, is the low-power innovator who empowers the IC design community to meet aggressive power budgets through a portfolio of ultra-low power memory design services and standard IP products. sureCore’s low-power engineering methodologies and design flows meet the most exacting memory requirements with a comprehensive product and design services portfolio that create clear market differentiation for customers. The company’s low-power product line encompasses a range of close to near-threshold, silicon proven, process-independent SRAM IP.

www.sure-core.com

sureCore and When low power is paramount are trademarks of sureCore Limited

All trademarks are the property of their respective owners

 



Read the complete story ...
Featured Video
Latest Blog Posts
Sanjay GangalIndustry Predictions
by Sanjay Gangal
AECCafe Industry Predictions for 2025 – DGG
Sanjay GangalAECCafe Today
by Sanjay Gangal
AEC Industry Predictions for 2025 — vGIS
Jobs
Senior Principal Software Engineer for Autodesk at San Francisco, California
Principal Engineer for Autodesk at San Francisco, California
Machine Learning Engineer 3D Geometry/ Multi-Modal for Autodesk at San Francisco, California
Mechanical Test Engineer, Platforms Infrastructure for Google at Mountain View, California
Geoprocessing Product Engineer II for ESRI at Redlands, California
Senior Principal Mechanical Engineer for General Dynamics Mission Systems at Canonsburg, Pennsylvania
Upcoming Events
Consumer Electronics Show 2025 - CES 2025 at Las Vegas Convention Center Las Vegas NV - Jan 7 - 10, 2025
Commercial UAV Expo 2025 at Amsterdam Netherlands - Apr 8 - 10, 2025
Commercial UAV Expo 2025 at RAI Amsterdam Amsterdam Netherlands - Apr 8 - 11, 2025
Geospatial World Forum 2025 at Madrid Marriott Auditorium Madrid Spain - Apr 22 - 25, 2025



© 2025 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
TechJobsCafe - Technical Jobs and Resumes EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise