eSilicon announces 7nm FinFET ASIC design win

High-speed networking ASIC based on complete TSMC 7nm IP platform

SAN JOSE, Calif. —  January 9, 2018 — eSilicon, an independent provider of FinFET-class ASIC design, custom IP and advanced 2.5D packaging solutions, today announced its first 7nm design win at a major OEM. The design win follows eSilicon’s development of a complete IP platform on TSMC 7nm process technology for high-bandwidth networking, high-performance computing and AI applications. The  7nm IP platform includes a 56G long-reach SerDes, TCAM, HBM2 PHY, high-speed fast cache, single-port and dual-port SRAMs and many high-speed, high-density multi-port memory architectures.

The design win was enabled by the power and performance profile of TSMC’s 7nm process technology. As compared to TSMC’s 16FF+ technology, 7nm provides a 35% speed gain at the same power or 60% power reduction at the same speed. These factors helped to address the demanding requirements of this advanced data center chip.

“Advanced data center chips consistently push the envelope for higher performance at lower power,” said Jack Harding, president and CEO of eSilicon Corporation. “TSMC’s 7nm technology provided the right balance of power reduction and performance improvement to address these demands.”

About  e Silicon

eSilicon is an independent provider of complex FinFET-class ASIC design, custom IP and advanced 2.5D packaging solutions. Our ASIC+IP synergies include complete, 2.5D/HBM2 and TCAM platforms for FinFET technology at 14/16/7nm as well as SerDes, specialized memory compilers and I/O libraries. Supported by patented knowledge base and optimization technology, eSilicon delivers a transparent, collaborative, flexible customer experience to serve the high-bandwidth networking, high-performance computing, artificial intelligence (AI) and 5G infrastructure markets.



Contacts: 

eSilicon Corporation
Sally Slemons
408.635.6409
Email Contact

Cain Communications
Susan Cain
408.393.4794
Email Contact

Featured Video
Jobs
Senior Principal Software Engineer for Autodesk at San Francisco, California
Machine Learning Engineer 3D Geometry/ Multi-Modal for Autodesk at San Francisco, California
Principal Engineer for Autodesk at San Francisco, California
Manufacturing Test Engineer for Google at Prague, Czechia, Czech Republic
Mechanical Manufacturing Engineering Manager for Google at Sunnyvale, California
Equipment Engineer, Raxium for Google at Fremont, California
Upcoming Events
World Architecture Festival 2024 at Marina Bay Sands Singapore - Nov 6 - 8, 2024
Dimensions User Conference 2024 at The Venetian Resort Las Vegas NV - Nov 11 - 13, 2024
Greenbuild 2024 at Pennsylvania Convention Center Philadelphia PA - Nov 12 - 15, 2024
Digital Construction North (DCN) 2024 at Manchester Central. Manchester United Kingdom - Nov 13, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
TechJobsCafe - Technical Jobs and Resumes EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise