Cadence provides design IP for a wide array of industry standards such as DDR, PCIe, MIPI, Ethernet, USB, DisplayPort, and 802.11. Delivery of IP for 28HPC+ process technology will begin with Denali DDR memory IP in Q2 '16, and IP for the other standards in Q4 '16. Delivery of IP for the 16FFC process will begin with 16Gbps SerDes IP in Q3 '16, and IP for the other standards in Q4 '16. For more information on Cadence's design IP offerings, visit: http://www.cadence.com/news/DIP.
"Our collaboration with TSMC is vital for meeting mutual customer demand for our SerDes and DDR IP using the latest 16nm and 28nm process technologies," said Hugh Durdan, vice president of marketing in the Design IP group at Cadence. "We continue to push the performance envelope with our Denali DDR/LPDDR memory IP and our high-speed SerDes, utilizing the benefits of TSMC's process innovations. The availability of our design IP for 16FFC and 28HPC+ can meet customers' SoC design needs for high-performance memory interface, SerDes interface, and analog IP support."
"Due to the fast adoption rate of both our 16FFC and 28HPC+ processes it is extremely important to have key design IP available," said Suk Lee, TSMC senior director, Design Infrastructure Marketing Division. "TSMC collaborates closely with Cadence to provide the design IP necessary for mutual customers who serve the mainstream market with applications ranging from smartphones and consumer products to enterprise networking, cloud computing and wearables."
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence® software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at http://www.cadence.com/.
This press release contains certain forward-looking statements that are based on our current expectations and involve numerous risks and uncertainties that may cause these forward-looking statements to be inaccurate. Risks that may cause these forward-looking statements to be inaccurate include, among others: our product development plans may change, and the other risks detailed from time-to-time in our U.S. Securities and Exchange Commission filings and reports, including, but not limited to, our most recent quarterly report on Form 10-Q and our annual report on Form 10-K. We do not intend to update the information contained in this press release.
© 2016 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and Denali are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.
For more information, please contact:
Cadence Newsroom
408-944-7039
Email Contact
Logo - http://photos.prnewswire.com/prnh/20140102/SF39436LOGO
To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/cadence-design-ip-to-support-tsmc-16ffc-and-28hpc-process-technologies-300234994.html
SOURCE Cadence Design Systems, Inc.
| Contact: |
| Cadence Design Systems, Inc.
Web: http://www.cadence.com |
