DVCon Europe 2015 announces its Preliminary Technical Program Registration discount applies until October 1st, 2015

Sep 28, 2015 -- The Design and Verification Conference (DVCon) & Exhibition Europe is the leading European event covering the application of languages, tools and intellectual property for the design and verification of electronic systems and integrated circuits. Sponsored by Accellera Systems Initiative, DVCon Europe brings chip architects, design & verification engineers, and IP integrators the latest methodologies, techniques, applications and demonstrations for the practical use of EDA solutions for electronic design.

The conference will be held on Wednesday November 11th and Thursday November 12th, 2015 at the Holiday Inn Munich City Center, Hochstrasse 3, 81669 Munich, Germany.

Early bird registration discount is available through October 1st, 2015. Register today at: www.dvcon-europe.org/registration. Click here for Special hotel rates for attendees.

The Preliminary Technical Program is now available, covering the following themes:

  • System Level Design & Verification
  • Advanced Verification & Validation
  • Design for Functional Safety
  • IP Reuse and Design Automation
  • Analog and Mixed-Signal Design & Verification
  • Lower Power Techniques

DVCon Europe has selected high quality papers, tutorials and posters around best practices and user experiences on design and verification in SystemC, SystemVerilog, PSL, UVM, UPF, IP-XACT, and more.

The Highlights of DVCon Europe 2015 are:

  • Leading Industry Keynote Speaker: Hans Adlkofer, Vice President Automotive System Group, Infineon Technologies
  • 15 tutorials moderated by user companies, tool providers and training partners
  • Technical program covering 36 papers
  • Multiple tracks presenting 26 papers and a poster session hosting 10 posters
  • Exhibition show with demos from training partners, design tool and IP service providers
  • Gala Dinner included as part of the conference

ACCELLERA GLOBAL SPONSORS: ARM, Cadence, Intel, Mentor Graphics, Synopsys

Featured Video
Jobs
Senior Principal Software Engineer for Autodesk at San Francisco, California
Machine Learning Engineer 3D Geometry/ Multi-Modal for Autodesk at San Francisco, California
Principal Engineer for Autodesk at San Francisco, California
Equipment Engineer, Raxium for Google at Fremont, California
Manufacturing Test Engineer for Google at Prague, Czechia, Czech Republic
Mechanical Manufacturing Engineering Manager for Google at Sunnyvale, California
Upcoming Events
World Architecture Festival 2024 at Marina Bay Sands Singapore - Nov 6 - 8, 2024
Dimensions User Conference 2024 at The Venetian Resort Las Vegas NV - Nov 11 - 13, 2024
Greenbuild 2024 at Pennsylvania Convention Center Philadelphia PA - Nov 12 - 15, 2024
Digital Construction North (DCN) 2024 at Manchester Central. Manchester United Kingdom - Nov 13, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
TechJobsCafe - Technical Jobs and Resumes EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise