To register for the conference, visit http://www.designcon.com/santaclara/registration/
WHAT:
The following technologies are scheduled for demonstrations at the show:
- Constraint-driven power integrity design and analysis featuring decap placement guidance and DRC markers located where IR drop is out of spec
- Power-aware memory interface design and analysis of the latest DDR and LPDDR interfaces
- Multi-gigabit serial link design and analysis featuring compliance tests for PCI Express®, MIPI, and USB
- Chip/package/PCB power delivery network (PDN) co-simulation linking Cadence® Voltus™ technology with Cadence Sigrity technology
Cadence is scheduled to deliver several speaking sessions to discuss new developments in these technologies and how they can help solve today's complex PCB and IC packaging challenges. The scheduled Cadence speaking sessions are:
ERC and SRC—Advanced PCB Layout Checks for Power-Aware Signal Integrity
Speaker: Joy Li, Solution Flow Architect
Date: Wednesday, January 28
Time: 2:50pm – 3:30pm
Location: Chiphead Theater
Panel: System-Level Modeling for IP Enablement
Speaker: Brad Brim, Senior Staff Product Engineer
Date: Wednesday, January 28
Time: 3:45pm – 5:00pm
Location: M2
Designing High-Performance Interposers with 3-Port and 6-Port S-Parameters
Speaker: Phillip Pun, Principal Design Engineer
Date: Thursday, January 29
Time: 8:30am-9:10am
Location: M2
A Fast and Accurate Approach to Power Integrity Analysis for Complex SiP
Speaker: Taranjit Kukal, Product Engineering Architect
Date: Friday, January 30
Time: 10:40am-11:20am
Location: Ballroom E/F
WHEN:
January 27 – 30, 2015
WHERE:
Booth #515 at DesignCon 2015, Santa Clara Convention Center,
5001 Great America Parkway, Santa Clara
About Cadence
Cadence (NASDAQ:
CDNS) enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available
at www.cadence.com.
© 2014 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence and the Cadence logo are registered trademarks and Sigrity and Voltus are trademarks of Cadence Design Systems, Inc. in the United States and other countries. PCI-SIG, PCI Express, and PCIe are registered trademarks and/or service marks of PCI-SIG. All other trademarks are the property of their respective owners.
Cadence Newsroom
408-944-7039
Email Contact
Photo - http://photos.prnewswire.com/prnh/20140102/SF39436LOGO
To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/media-alert-cadence-to-showcase-power-aware-signal-analysis-integrity-technologies-at-designcon-2015-300007355.html
SOURCE Cadence Design Systems, Inc.
| Contact: |
| Cadence Design Systems, Inc.
Web: http://www.cadence.com |
