Cadence Incisive Platform Cuts Fujitsu Semiconductor's Regression Verification Time by 3X

SAN JOSE, CA -- (Marketwired) -- Jul 17, 2013 -- Cadence Design Systems, Inc. (NASDAQ: CDNS)

Highlights:

  • Incremental elaboration using Incisive Enterprise Simulator reduced regression verification time
  • Incisive Enterprise Manager automated combinations of design and testbench changes
  • Compression algorithms in the Incisive Enterprise Simulator reduced disk storage requirements

Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, announced today that Fujitsu Semiconductor Limited has reduced the regression verification time for a system-on-chip (SoC) design by 3X using the Incisive® Enterprise Simulator and the Incisive Enterprise Manager. Part of the Cadence® System Development Suite, the Incisive functional verification platform delivers unique verification management and automation capabilities that tackle the complexities of SoC verification.

Incisive Enterprise Simulator enabled Fujitsu engineers to separately elaborate the design and testbench and then simply link the proper configuration for each test, allowing them to achieve faster regression simulation. Simulator runtime performance improved 1.5X for each test when compared to an earlier version of the simulator, and the application of a compression algorithm reduced simulation data size by more than 30X.

The powerful verification management capabilities of Incisive Enterprise Manager enabled Fujitsu to automate the permutations and combinations of design and testbench components typical in functional verification projects. The verification session input format (VSIF) file within Incisive Enterprise Manager was employed to precisely control and manage the simulation execution. As a result, the team eliminated error-prone manual configuration processes.

"Cadence greatly improved our productivity and predictability for SoC verification," said Masahiro Yoshida, Network SoC Design department manager for High Performance SoC Solutions Division, the Advanced Products Business Unit of Fujitsu Semiconductor Limited. "We had high verification performance requirements for our leading-edge communication processing LSI. Working closely with Cadence experts, we exceeded those requirements on this project and plan to improve our efficiency further by applying the latest Incisive features in future projects."

"Innovative SoC verification combines tools, methodology and know-how," said Dr. Chi-Ping Hsu, senior vice president, Silicon Realization Group at Cadence. "Cadence Incisive tools and methodologies help our customers improve efficiency. We deliver those tools with the most talented R&D and field engineering teams in the world who are committed to customer success."

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

© 2013 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, Incisive and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

For more information, please contact:
Dean Solov
Cadence Design Systems, Inc.
408-944-7226

Email Contact 


Featured Video
Jobs
Principal Engineer for Autodesk at San Francisco, California
Senior Principal Software Engineer for Autodesk at San Francisco, California
Machine Learning Engineer 3D Geometry/ Multi-Modal for Autodesk at San Francisco, California
Manufacturing Test Engineer for Google at Prague, Czechia, Czech Republic
Senior Principal Mechanical Engineer for General Dynamics Mission Systems at Canonsburg, Pennsylvania
Equipment Engineer, Raxium for Google at Fremont, California
Upcoming Events
World Architecture Festival 2024 at Marina Bay Sands Singapore - Nov 6 - 8, 2024
Dimensions User Conference 2024 at The Venetian Resort Las Vegas NV - Nov 11 - 13, 2024
Greenbuild 2024 at Pennsylvania Convention Center Philadelphia PA - Nov 12 - 15, 2024
Digital Construction North (DCN) 2024 at Manchester Central. Manchester United Kingdom - Nov 13, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
TechJobsCafe - Technical Jobs and Resumes EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise